Skip to content

vcu118: fix synthesis port tie-offs, flash part check and 4-byte SPI boot - #126

Merged
adambagley merged 5 commits into
mainfrom
vcu118_fixes
Oct 30, 2026
Merged

adambagley merged 5 commits into
mainfrom
vcu118_fixes

Conversation

@adambagley

Copy link
Copy Markdown
Collaborator

John's #125 with his four commits unchanged, plus one commit that wraps the new build wall-time line so the Lint job's ruff format check passes. Supersedes #125.

  • Removes the duplicate NIC port tie-offs the Add VCU118 Ethernet and flash boot #124 merge left in the VCU118 top level, which stopped it from building.
  • Accepts duplicate part entries from get_cfgmem_parts.
  • Configures the VCU118 from flash with 4-byte SPI addressing.
  • Reports build wall time and documents the SW16 mode switch.

The pre-commit hooks pass on the changed files.

goodacre-manchester and others added 5 commits October 29, 2026 22:57
The upstream merge of the Ethernet PR left the former no-Ethernet stub
tie-offs on u_frost_subsystem in place alongside the active NIC wiring.
Remove the redundant constant tie-offs to resolve Synth 8-344 errors.
get_cfgmem_parts returns multiple duplicate entries for the MT25QU01G part
in Vivado 2024.x/2025.x releases. Deduplicate results before verifying that a
single unique flash part is selected.
The VCU118 bitstream exceeds 16 MiB, requiring 4-byte SPI addressing to
read from the 128 MiB onboard flash. Enable SPIx4 configuration mode and
SPI_32BIT_ADDR so the FPGA successfully boots autonomously from flash.
Print elapsed wall time upon build completion in fpga/build/build.py.
Document the SW16 DIP switch configuration for Master SPI flash boot
(M[2:0] = 001, ON/OFF/OFF/ON) and SSH public key installation in the
VCU118 test initramfs.
@adambagley
adambagley merged commit b5a477c into main Oct 30, 2026
49 of 86 checks passed
@adambagley
adambagley deleted the vcu118_fixes branch October 30, 2026 01:18
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants